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1 .0  INTRODUCTIOIP 
The Pre-modulation F i l te rs  as designed by Space Craft Inc. consist 
of seven basic c i r cu i t s  as shown i n  the  block diagram of figure 1. 
These f i l t e r s  employ a s igna l  reconstruction technique. The use of 
t h i s  technique WFS dictated by the  requirement for  an isolated input 
t o  the  f i l t e r  and a t  the  same time having t h e  possibi l i ty  of a nearly 
pure D.C. input signal. 
handle a D.C. s ignal with transformer coupling, and also provides 
very good noise rejection. 
The method employed allows the  f i l t e r s  t o  
This report i s  devoted t o  giving the basic operation principles of 
each sub-circuit and i ts  function i n  the overall  c i rcu i t .  
i s  a detailed schematic diagram of the  800 Bit/sec pre-modulation 
f i l ter  . 
Figure 2 
2.0 CIRCUIT DESCRIPTION 
2.1 -- Volt age Regulator 
The specified output amplitude tolerances and operating voltage speci- 
f icat ions require that internal regulation and f i l t e r i n g  of t he  c i r cu i t  
operating voltages be provided. 
regulator shown i n  figures 1 and 2. The regulator used is  a Darlington 
connected ser ies  type regulator. CR2 i s  the internal  voltage reference 
and Q,2 acting as a comparator, and compares the  feedback voltage t o  the  
reference t o  produce a control signal fo r  the regulating devices, Q,l and 
Q23. 
vdc source and t o  a id  the  regulator i n  smoothing the input voltage. 
This is  accomplished by the  power 
Input f i l t e r i n g  is  used t o  minimize current feedback into the  28 
Diode CR1 furnishes reverse polar i ty  protection and which with Clpro-  
duces a peak reading action that improves the  rejection of r ipp le  on 
the  28 vdc l ine .  
2.2 DC t o  DC Inverter 
To s a t i s fy  the  requirement f o r  a d.c. isolated input, isolated op- 
erating voltages axe required fo r  the  input buffer c i r cu i t .  These 
voltages are  provided by a E - D C  converter consisting of a free- 
running multivibrator, transformer T1,  and diodes CR13 and -4. The 
multivibrator i s  basically standard i n  i t s  design. 
diodes CR3 and CR4 form a standard emitter follower pull-up c i r cu i t  
t o  decrease the rise time of the  c i r cu i t  t o  acceptable limits. 
Q3 and Q5 and 
Diodes 
CR8 and CR9 protect t he  base-emitter junctions, and together with 
Tp5ist.ni-s R5P nnd R51 nFd in the s e l f - s t n r t i n g  ahility nf t.he ~ f l + . r -  
vibrator. 
negative voltage required by other c i rcu i t ry .  
f e r  c i rcu i t  and transformer T1 are  driven by a push-pull method. 
This use of fUl wave rectifying techniques greatly reduces the  
f i l t e r i n g  requirements o f t h e  inverter output voltages a s  well as 
reducing feedback t o  the  regulated B+ l ines .  
capacitor C 5  provide isolation and f i l t e r i n g  of the  B+ l i n e  t o  the  
inverter c i r cu i t .  
A charge transfer c i r cu i t  i s  incorporated t o  generate a 
Both the  charge trans- 
Resistor R 6  and 
2.3 Input Buffer 
The input buffer stage i s  a conventional high input impedance, uni ty  
gain, low output impedance amplifier. 
reduce voltage noise that appears when used with high impedance 
signal sources. 
s t ray capacitive coupling of high-frequency signal components back t o  
the input l i ne .  Resistor R 1 4  and s t ray  capacitance a t  the  base of Q7 
also act  a s  a f i l t e r  against unwanted high-frequency input noise. 
Capacitor C 1 4  i s  used t o  prevent high-frequency in s t ab i l i t y  of the  
input buffer. 
dif ferent ia t ing c i rcu i t  that  provides fast voltage spikes used t o  
t r igger  the  toggled fl ip-flop, at the  same time isolat ing the input- 
signal common from other commons i n  the system. 
Resistor R 1 4  i s  included t o  
With high source impedances noise is  present due t o  
Coupling capacitor C l 5  and transformer T2 form a 
2.4 Toggled Flip-Flop 
The toggled fl ip-flop i s  a f a i r l y  conventional complementary fl ip- 
flop. 
input signed i s  present, the fl ip-flop output w i l l  go t o  i t ' s  most 
negative state. Resistor R55 i n  para l le l  with the  load resistance 
is  the  detirmining component i n  the  i n i t a l  state of the  flip-flop. 
With R 5 5  being smaller than R23, Qll w i l l  receive a stronger in- 
i t i a l  forward biasing current than i s  possible fo r  613, therefore 
Ql1 will turn on bringing QJ.4 on with it. 
of t h e  c i r cu i t  then resu l t s  i n  Q12 and Q,l4 turning of f .  The f l ip -  
f lop  w i l l  remain i n  t h i s  s t a t e  u n t i l  a positive voltage pulse i s  
received from the lower section of t he  transformer T2 secondary 
winding through CRl9. This pulse tends t o  turn  off Ql1 lowering i t ' s  
collector voltage and causing Q13 t o  turn on. Regenerative action then 
quickly continues the  t rans i t ion  bringing the  output of t he  f l i p -  
f lop  positive. Transition time of the  fl ip-flop i s  less than 100 
nanoseconds i n  both directions. Because of t he  fast t rans i t ion  time 
of the  fl ip-flop only very small current spikes are generated on 
the B+ l ine .  Capacitor C l 7  i s  provided t o  absorb whatever current 
spikes are generated. Resistors ~ 1 6  and R17 provide DC biasing on 
the  secondary of transformer T2 t o  detirmine the  minimum amplitude 
of the  tr iggering pulses needed t o  t r igger  the  toggled flip-flop. 
Very good signal t o  noise re ject ion i s  possible with t h i s  method 
since no signal below the preset level can trigger t h e  flip-flop. 
Very good signal t o  noise re ject ion is  possible with t h i s  method 
since no signal below the preset l eve l  can t r igger  the  flip-flop. 
A signal t o  noise rejection r a t i o  approaching uni ty  i s  possible, 
however a r a t i o  considerably less than Unity was chosen in  order t o  
When power i s  applied t o  the  pre-modulation f i l t e r ,  and no 
The regenerative action 
ensure re l iab le  operation. Diode mi8 provides temperature s t a b i l i t y  
cf hies ing FQiDt., cEF?a_citQ' ClG filt.Prs Qllt QSF -Ac ~ ~ ~ ~ ~ ~ ~ ~ . S ,  
Immunity t o  low frequency noise i s  provided by t he  different ia t ing 
action of C l 5  - T2. 
2.. 5 F i l t e r  Circuits 
The output of the  flip-flop i s  fed into a 6th order active f i l t e r .  
The amplifiers used i n  each section are  of s tandard design. 
a unity gain, high input impedance, low output impedance c i rcu i t .  
Each section i s  of a 3rd order configuration. 
the f i l t e r  were f irst  calculated and then adjusted empirically on the 
headboard model t o  obtain optimum resu l t s  with standard values. Once 
component values were determined for  one frequency, direct  frequency 
scaling was used t o  obtain other values for  f i l ters  of other b i t  ra tes .  
The frequency response characterist ics of t he  f i l t e r  c i r cu i t s  is  cal- 
culated t o  be of the Buttersworth-Thompson form, giving a compromise 
of t he  f la tness  of the  Buttersworth and the l inear  time delay of the 
Bessel types. Close tolerance capacitors and res i s tors  are  necessary 
i n  the  f i l t e r  sections t o  eliminate the need for  selecting components 
for  the  different  bit-rate f i l t e r s .  
Each is  
Components values fo r  
The output of the  f i l t e r s  section is  direct  coupled t o  two output 
buffers which furnish the  two specified output signals. 
2.6 Output Buffers 
The output N o .  2 buffer i s  a standard "cascode doublett" unity gain 
amplifier. The output amplitude i s  determined by adjusting r e s i s to r  
R45,  and i s  one of the component selections necessary during the  
manufacturing process. 
sation for  VBE drif t .  Short c i rcui t ing output No. 2 t o  ground 
w i l l  not cause the current drawn by t h i s  stage t o  increase above 
i t s  normal operating maximum. Long term short c i r cu i t s  w i l l  not 
damage the c i r cu i t  o r  a l t e r  i t s  operation when the short i s  re- 
moved. 
Diode CR24 provides temperature cmpen- 
The output No. 1 buffer i s  a similar "cascode doublet" amplifier. 
Resistor R49, R50 and R 5 1  allow the gain of t h i s  buffer t o  be ad- 
justed. 
voltage i s  negative and i s  a function of amplifier gain and the 
supply voltage a t  t he  emitter of Q21. 
w i l l  determine the negative output voltage whenever the  input 
voltage goes t o  zero. 
voltage of the  output signal. 
during the manufacturing process. Short c i rcu i t  protection i s  
similar t o  that of output No. 2 buffer with res i s tor  R35 keeping 
the current through Q22 a t  a safe leve l  whenever the input i s  
below the  emitter voltage of Q21. 
When the  buffer input i s  at  ground potent ia l  the output 
Therefore adjusting R49 
Adjusting ~ 4 8  determines the  maximum positive 
Resistors R48  and R49 a re  selected 
. 3.0 CIRCUIT OPEEUTION SUMMARY 
Special attention was given t o  eliminating ground-loop problems by 
providing seperate ground leads from the  various c i r cu i t s  t o  t he  
ground pin of the  connector. 
Some noise i s  fed into the  output buffers v i a  the supply voltages, 
and a re  present at the output. 
both the inverter c i rcu i t  and the  toggled fl ip-flop c i rcu i t .  
periments with the  breadboard indicate tha t  lowering of the  high 
frequency response of the  output buffers would decrease t h i s  noise. 
This noise apparently originates i n  
Ex- 
. 
4.0 EXPLANATION OF DOCUMEBTATION 
Documentation f o r  the pre-modulation f i l t e r s  i s  arranged for  the  most 
e f f ic ien t  production of the f i l t e r s .  Each bi t - ra te  f i l t e r  has i ts  own 
part number and top assembly drawing plus the  sub-assembly drawings 
necessary t o  assemble an individual bit-rate f i l t e r .  This method of 
documentation r e su l t s  i n  a greater number of drawings than possible 
a l ternate  methods but does minimize parts selection during manufacturing. 
Following i s  a l i s t  of the top assembly drawings fo r  each bit-rate 
f i l t e r  and the  schematics. 
T i t l e  
Pre Modulation F i l t e r  Assembly 
800 Bit/sec 
Pre-Modulation F i l t e r  Assembly 
1600 Bit/sec 
We-Modulation F i l t e r  Assembly 
3200 Bit/sec 
We-Modulation F i l t e r  Assembly 
6400 Bit/sec 
Pre-Modulation F i l t e r  Assembly 
12,800 Bit/sec 
Pre-Modulation F i l t e r  Assembly 
25,600 Bit/sec 
Schematic Pre-Modulation F i l t e r  
800 Bit/sec 
Schematic Pre-Modulation F i l t e r  
1600 Bit/sec 
Schematic Pre-Modulation F i l t e r  
3200 Bit/sec 
Dwg. No. 
118 5001 
1185019 
118 5023 
1185027 
1185031 
1185035 
1185002 
1185020 
118 5024 
. T i t l e  
Schemstic Pre-Modulation F’ilter 
6400 Bit/sec 
Schematic Pre-Modulation F i l t e r  
12,800 B i t  / sec 
Schematic Be-Modulation F i l t e r  
25,600 Bit/sec 
Dwg. No. 
1185028 
1185032 
1185036 
5.0 TEST RESULTS 
Complete test results are  given for a l l  units i n  the  Qualification 
Test Report and the  Re-Modulation T e s t  Data Sheets. 
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